

# Katsiki-USFF

1. Index / Block diagram
2. SMBus MAP
3. Clock Distribution
4. Power Delivery Map
5. Power On Sequence
6. Reset / Power Good Map
7. Strap/IRQ/IDSel Table
8. GPIO Table
- 9-14. CPU
15. DDR3 Conn: CHA
16. DDR3 Conn: CHA\_DQ\_VREF
17. DDR3 Conn: CHB
18. DDR3 Conn: CHB\_DQ\_VREF
19. TBD
20. Clock GEN
- 21-30. PCH
31. PCH MISC Conn/BUZ/ID
- 32-33. SIO:SMSC5544
- 34-35. LAN: INTEL LEWISVILLE
- 36-37 AUDIO:ALC269Q
38. TBD
39. TBD
40. Mini PCIe
41. Display Port
42. VGA Conn
43. SATA Conn
44. eSATA Conn
45. Rear USB
46. TPM & TCM
47. Thermal Sensor
48. FAN
49. TBD
50. COM1
51. SPI
52. XDP
53. Pilot Run Conn
54. EMI
55. TBD
56. Front\_Panel
57. TBD
58. TBD
59. TBD
60. TBD
61. TBD
62. TBD
63. Power Conn
64. Power Sequence
- 65-67. Power: Linear Power
- 68-69. Power: Vcore PWM
70. Power: VCCIO/VCCSA
- 71-72. Power: DDR3/5VSB/+3V\_DUAL

Page 20

Page 65 ~ 72

CK505 CLOCK Gen

VRD12 / VRM / Linear

XDP

Page 52

Intel PROCESSOR  
SANDY BRIDGE  
LGA1155

Page 9-14

CHANNEL A DDR3 SDRAM (1066/1333)

Page 15

DDR3 DIMM 1

CHANNEL B DDR3 SDRAM (1066/1333)

Page 17

DDR3 DIMM 2

DISPLAY PORT

DP Link  
Page 41

VGA CONN

VGA  
Page 42

Mini-PCIe Slot x1  
USB 2.0 X1

PCIe Gen2 1x  
Page 40  
USB 2.0 Port 12  
Page 40

XDP

Page 52

Intel  
Cougar Point

PCIe 1x  
Page 34

Intel  
Lewisville

Page 35

NIC + USB  
Ports X 2

Port 0/1

Port 2 ~ 5

Page 45

Rear USB Ports X3

USB 2.0

Port 6/7

Page 56

Front USB Ports X2

SATA 3.0 CONN X2

SATA Port 0/1  
Page 43

eSATA 1.0 CONN X1  
(Dummy)

SATA Port 4  
Page 44

Page 21-30

HDA  
Page 36

ALC269Q

Page 37

Rear Audio CONN  
Line In (MIC In)/Line Out

Front Audio CONN  
HP Out/ MIC In

Page 56

LPC

SMSC5544

Page 32

TPM/TCM

Page 46

SPI ROM  
2M+8M

SPI  
Page 51


SERIAL  
Ports X1

Page 50


DESIGN	CHECK	APPROVE
Steven	Sam	Sdiu



<b>DELL</b> INC.	
Title	Index / Block diagram
DWG NO	Katsiki_USFF
Date: Monday, December 06, 2010	Sheet 1 of 1

# SMBUS DIAGRAM



<b>DELL</b> INC.	
Title	<b>SMBus MAP</b>
DWG NO	<b>Katsiki_USFF</b>
Date: Monday, December 06, 2010	Rev <b>A00</b>
Sheet 2 of 72	







## RESET / Power Good MAP

### Sequence Signal Name:

- (1) O\_PWRBTN#IN
- (2) S\_SLP\_S4# S\_SLP\_S3# S\_SLP\_M#
- (3) O\_PSON#
- (4) B\_ATX\_PWROK
- (5) PCH\_MEPWROK
- (6) S\_PCH\_SYSPWROK P\_VR\_READY
- (7) PWRGD\_3V
- (8) H\_DRAMPWROK D3\_RESET#
- (9) H\_PWROK
- (10) S\_PLTRST# H\_RESET#\_R S\_PLTRST#\_R
- (11) X\_PLTRST\_PCIE\_SLOT# K\_PCIRST#\_SLOT
- (12) A\_Z\_RST#



Buffer (UH2)

## Deep Sleep Exit MAP


### Sequence Signal Name:

- (D1) O\_PWRBTN#IN
- (D2) S\_SLP\_SUS#
- (D3) S\_RSMRST#
- (D4) S\_SUSWARN#
- (D5) S\_SUS\_PWR\_ACK#


(8) **DDRIII Slots**  
D3\_RESET#

(10) **LAN**  
PE\_RST\_N

(10) **TPM/TCM**  
LRESET#




**VRD 12**  
VR\_RDY




**HD Audio**  
RESET#



**ME POWER-GOOD CIRCUIT**  
PCH\_MEPWROK



**Sequence Logic Circuit**  
Page. 64




**Sequence Logic Circuit**  
Page. 64



**Mini-PCIe**  
PERST#


**ATX Power**  
PSON  
PWROK

<b>DELL INC.</b>	
Title <b>Reset / Power Good Map</b>	
DWG NO <b>Katsiki_USFF</b>	Rev <b>A00</b>
Date: Monday, December 06, 2010	Sheet 6 of 72




# POWER ON Timing Diagram



## G3 to S4/S5 Timing Diagram



## Deep Sleep Entry




## Deep Sleep Exit



**Power On Sequence**

Title  
 DWG NO  
 Katsiki\_USFF  
 Rev  
 A00  
 Date  
 Monday, December 06, 2010  
 Sheet  
 5  
 of  
 72



STRAPPING Table

CPU side

CFG[17:0]	Description	
[2]	PCI Express static x16 lane numbering reversal	1: normal <b>Default</b> 0: lane numbers reversed
[6:5]	PCI Express Bifurcation	00: 1x8, 2x4 PCI Express 01: reserved 10: 2x8 PCI Express 11: 1x16 PCI Express <b>Default</b>

Clock Gen.

FREQ	C_CK_BSEL0	C_CK_BSEL1	C_CK_BSEL2
100	1	0	1
133	1	0	0

Default

PIN NAME	NET		Strapping description
PCI2/TME (PIN4)	C_CK505_33M_PCI2	1	Overclocking DISABLED <b>DEFAULT</b>
		0	Overclocking ENABLED
PCI4/SRC5_EN (PIN6)	C_CK505_33M_PCI4	1	SRC5 <b>DEFAULT</b>
		0	CPU_STOP# and PCI_STOP#
PCIF5/ITP_EN (PIN7)	C_CK505_33M_PCI5	1	CPU_ITP
		0	SRC8 <b>DEFAULT</b>
PCI3/CFGP (PIN5)	C_CK505_33M_PCI3	LOW	See CFG Table (Set SATA and SRC come from PLL4) <b>DEFAULT</b>
		Mid	See CFG Table
		High	See CFG Table

SIO SMSC5544

PIN NAME	NET		Strapping description
GP070 / PWM4 (PIN127)	O_SPEAKER	1	Diag_En Disable
		0	Diag_En Enable <b>DEFAULT</b>
DTR1# [TEST_EN] /GP051 (PIN104)	O_DTR1#_R	1	PE BOOT Loader Strap (DTR1#)= Load from SPI
		0	PE BOOT Loader Strap (DTR1#)= No Load from SPI <b>DEFAULT</b>

PCH

On-Die PLL Voltage Regulator Voltage Select

HDA_SYNC	Description
High	1.5V
Low	1.8V

DEFAULT

On-Die PLL Voltage Regulator

GPIO28 (IN-PU)	Description
High	Regulator is enabled.
Low	Regulator is disabled.

DEFAULT

Topblock Swap Mode

GNT3#/GPIO55 (IN-PU)	Description
High	Topblock swap mode: Disable
Low	Topblock swap mode: Enable

DEFAULT

No Reboot Mode

SPKR (IN-PD)	Description
High	No reboot mode: Enable
Low	No reboot mode: Disable

DEFAULT

Integrated 1.05V VRM

INTVRMEN	Description
High	Integrated 1.05V VRM: Enable
Low	Integrated 1.05V VRM: Disable

DEFAULT

TLS Confidentiality

GPIO15 (IN-PD)	Description
High	ME Crypto TLS cipher suite with confidentiality
Low	ME Crypto TLS cipher suite with no confidentiality

DEFAULT

Flash Descriptor Override Strap

HDA_SDO	Description
High	Flash descriptor security will be override
Low	Disable ME in Manufacturing Mode

DEFAULT

DMI Rx Termination Voltage

SPI_MOSI (IN-PD)	Description
Low	DMI Rx Termination Voltage

DEFAULT

DMI Termination Voltage

NV_CLE (IN-PU)	Description
High	DMI and FDI Tx/Rx Termination Voltage

DEFAULT

Boot BIOS Destination Selection

GNT1# (IN-PU)	SATA1GP/GP19 (IN-PU)	Description
Low	Low	Flash cycle routed to LPC
High	Low	Flash cycle routed to PCI
Low	High	Flash cycle routed to NAND
High	High	Flash cycle routed to SPI

DEFAULT

Integrated Clocking Strap

GPIO8 (IN-PU)	Description
High	Buffer Through Mode
Low	Enable Integrated Clock Chip

DEFAULT

Deep S4/S5 Well on-die Voltage Regulator Enable


DSWVRMEN	Description
High	Enable
Low	Disable

DEFAULT

Digital Port C Strap

DDPC_CTRLDATA	Description
High	Configure Port C
Low	Disable

DEFAULT

 **INC.**

Title

**GPIO/IRQ/IDSEL Table**


DWG NO

**Katsiki\_USFF**

Rev **A00**

Date: Monday, December 06, 2010


Sheet 7 of 72





PCH GPIO Summary						
GPIO	Type	Power Well	Default	IN-PU/PD	EX-PU/PD	Schematic usage
GPIO[0]	I/O	Core	GPI	--	10k pull-up to +3V	S_PECI_REQ#
GPIO[1]	I/O	Core	GPI	20K IN-PU (only on TACH1)	10k pull-up to +3V 1k pull-down to GND (dummy)	S_GPI_CHASSIS_ID0
GPIO[2]	I/O	Core	GPI	--	8.2k pull-up to +3V	PCIE_MINI_CPUSB_DETECT
GPIO[3]	I/O	Core	GPI	--	--	V_DDSP_C_HP
GPIO[4]	I/O	Core	GPI	--	8.2k pull-up to +3V	V_GPI_VGA_CBL_DET#
GPIO[5]	I/O	Core	GPI	--	8.2k pull-up to +3V	PCIE_MINI_CPPE_DETECT#
GPIO[6]	I/O	Core	GPI	20K IN-PU (only on TACH2)	10k pull-up to +3V	S_GPI_PCH_HS_DET#
GPIO[7]	I/O	Core	GPI	20K IN-PU (only on TACH3)	10k pull-up to +3V (dummy) 220 pull-down to GND	S_GPI_SKU2
GPIO[8]	I/O	Suspend	GPO	20K IN-PU	--	S_TP_GP8
GPIO[9]	I/O	Suspend	Native	--	8.2k pull-up to +3V_S5	U_USB_OC_R_#5
GPIO[10]	I/O	Suspend	Native	--	10k pull-up to +3V_S5	X_WLAN_WAKE#
GPIO[11]	I/O	Suspend	Native	--	10k pull-up to +3V_S5	X4_WAKE#
GPIO[12]	I/O	Suspend	Native	--	10k pull-up to +3V_LAN 10k pull-down to GND	L_LAN_DISABLE#
GPIO[13]	I/O	Suspend	GPI	--	10k pull-up to +3V_S5	X1_WAKE#
GPIO[14]	I/O	Suspend	Native	--	8.2k pull-up to +3V_S5	GPO_WLOM
GPIO[15]	I/O	Suspend	GPO	20K IN-PD	1k pull-up to +3V_S5	S_PCH_GP15
GPIO[16]	I/O	Core	GPI	--	10k pull-up to +3V 10k pull-down to GND	H_SKTOCC_R_#
GPIO[17]	I/O	Core	GPI	20K IN-PU (only on TACH0)	10k pull-up to +3V 1k pull-down to GND (dummy)	S_GPI_CHASSIS_ID1
GPIO[19]	I/O	Core	GPI	20K IN-PU	1k pull-up to +3V (dummy) 1k pull-down to GND	S_SATA1GP
GPIO[20]	I/O	Core	Native	--	10k pull-up to +3V 10k pull-down to GND	S_PCH_GPIO20_PU
GPIO[21]	I/O	Core	GPI	--	10k pull-up to +3V (dummy) 10k pull-down to GND	S_GPI_BRD_REV0
GPIO[22]	I/O	Core	GPI	--	1k pull-up to +3V 4.7k pull-down to GND (dummy)	S_PCH_CONFIG_JUMPER
GPIO[23]	I/O	Core	Native	20K IN-PU	10k pull-up to +3V (dummy)	L_DRQ1#
GPIO[24]	I/O	Suspend	GPO	--	100k pull-up to +3V_S5	H_SKTOCC#
GPIO[27]	I/O	Deep Sleep	GPI	20K IN-PU	10k pull-up to +3V_DUAL 1k pull-down to GND	S_GP27_PD
GPIO[28]	I/O	Suspend	GPO	20K IN-PU	10k pull-up to +3V_S5 1k pull-down to GND	S_PCH_GP28_PU
GPIO[29]	I/O	Suspend	Native	--	1k pull-up to +3V_S5 (dummy) 1k pull-down to GND	S_SLP_LAN#
GPIO[30]	I/O	Deep Sleep	Native	--	10k pull-up to +3V_DUAL (dummy) 1k pull-down to GND	S_SUSWARN#
GPIO[31]	I/O	Deep Sleep	GPI	TBD IN-PD	8.2k pull-up to +3V_DUAL	S_PSWD_CLR
GPIO[32]	I/O	Core	GPO	--	10k pull-up to +3V (dummy) 220 pull-down to GND	S_GPI_SKU0
GPIO[33]	I/O	Core	GPO	--	--	--
GPIO[34]	I/O	Core	GPI	--	10k pull-up to +3V	PCH_GPIO34
GPIO[35]	I/O	Core	GPO	--	10k pull-up to +3V (dummy) 220 pull-down to GND	S_GPI_SKU1
GPIO[36]	I/O	Core	GPI	20K IN-PD	---	S_TP_GPIO36
GPIO[37]	I/O	Core	GPI	20K IN-PD	---	S_TP_GPIO37
GPIO[38]	I/O	Core	GPI	--	10k pull-up to +3V (dummy) 10k pull-down to GND	S_GPI_CHASSIS_ID2
GPIO[39]	I/O	Core	GPI	--	10k pull-up to +3V	A_FP_PRES#
GPIO[40]	I/O	Suspend	Native	--	---	U_USB_OC_R_#1


GPIO[41]	I/O	Suspend	Native	--	--	U_USB_OC_R_#2
GPIO[42]	I/O	Suspend	Native	--	--	U_USB_OC_R_#3
GPIO[43]	I/O	Suspend	Native	--	8.2k pull-up to +3V_S5	U_USB_OC_R_#4
GPIO[44]	I/O	Suspend	Native	20K IN-PU	10k pull-up to +3V_S5 10k pull-down to GND (dummy)	S_INTRUD_CBL_DET#
GPIO[45]	I/O	Suspend	Native	--	10k pull-up to +3V_S5 10k pull-down to GND (dummy)	O_COM_SER2_DET#
GPIO[46]	I/O	Suspend	Native	20K IN-PU	10k pull-up to +3V_S5 (dummy) 1k pull-down to GND	S_GPI_BRD_REV1
GPIO[48]	I/O	Core	GPI	--	10k pull-up to +3V	S_GPIO48_PU
GPIO[49]	I/O	Core	GPI	--	8.2k pull-up to +3V	TMIN_SHIFT
GPIO[50]	I/O	Core	Native	--	8.2k pull-up to +3V	K_REQ#1
GPIO[51]	I/O	Core	Native	20K IN-PU	1k pull-up to +3V (dummy) 1k pull-down to GND (dummy)	K_GNT#1
GPIO[52]	I/O	Core	Native	--	8.2k pull-up to +3V	K_REQ#2
GPIO[53]	I/O	Core	Native	20K IN-PU	1k pull-down to GND (dummy)	K_GNT#2
GPIO[54]	I/O	Core	Native	--	8.2k pull-up to +3V	K_REQ#3
GPIO[55]	I/O	Core	Native	20K IN-PU	1k pull-down to GND (dummy)	K_GNT#3
GPIO[57]	I/O	Suspend	GPI	--	10k pull-up to +3V_S5 (dummy) 47k pull-down to GND	S_GPIO57_PD
GPIO[58]	I/O	Suspend	Native	--	10k pull-up to +3V_S5	S_SMLINK1_CLK
GPIO[59]	I/O	Suspend	Native	--	--	U_USB_OC_R_#0
GPIO[60]	I/O	Suspend	Native	--	2.2k pull-up to +3V_S5	GPIO_WIRELESS_DISABLE#
GPIO[61]	I/O	Suspend	Native	--	8.2k pull-up to +3V_S5 (dummy)	S_LPCPD#
GPIO[62]	I/O	Suspend	Native	--	--	S_SUSCLK
GPIO[63]	I/O	Suspend	Native	--	10k pull-up to +3V_S5	S_PCIAUX_GATE
GPIO[64]	I/O	Core	Native	20K IN-PD	--	S_TP_CLKOUTFLEX0
GPIO[65]	I/O	Core	Native	20K IN-PD	--	C_14M_SIO_R
GPIO[66]	I/O	Core	Native	20K IN-PD	--	S_TP_CLKOUTFLEX2
GPIO[67]	I/O	Core	Native	20K IN-PD	--	C_14M_TPM_R
GPIO[68]	I/O	Core	GPI	20K IN-PU (only on TACH4)	10k pull-up to +3V (dummy) 220 pull-down to GND	S_GPI_BRD_REV2
GPIO[69]	I/O	Core	GPI	20K IN-PU (only on TACH5)	10k pull-up to +3V	O_PRT_DET#
GPIO[70]	I/O	Core	Native	20K IN-PU (only on TACH6)	8.2k pull-up to +3V	S_USB_HDR_DET#
GPIO[71]	I/O	Core	Native	20K IN-PU (only on TACH7)	10k pull-up to +3V	--
GPIO[72]	I/O	Suspend	Native (Mobile Only)	20K IN-PU	10k pull-up to +3V_S5	S_PCH_GP72_PU
GPIO[74]	I/O	Suspend	Native	--	10k pull-up to +3V_S5	S_MFG_MODE_OR
GPIO[75]	I/O	Suspend	Native	--	10k pull-up to +3V_S5	S_SMLINK1_DATA

SIO_5544 GPIO Summary					
GPIO	PIN NAME	Power well	Buffer Type	EX-PU/PD	Schematic usage
GP000	(DIAG_LED3#) GP000	VTR	I/O	NA	O_DIAG_LED3#
GP001	(DIAG_LED1#) GP001	VTR	I/O	NA	O_DIAG_LED1#
GP002	(DIAG_LED2#) GP002	VTR	I/O	NA	O_DIAG_LED2#
GP003	(DIAG_LED4#) GP003	VTR	I/O	NA	O_DIAG_LED4#
GP004	GP004	VTR	I/O	NA	NC
GP005	(H_CPURST#) GP005 / PECI_REQUEST#	VTR	IO/OD	10k pull-up to +3V	O_PECI_REQ#
GP006	YELLOW# / GP006	VTR	O/O	NA	O_YELLOW#
GP007	GREEN# / GP007	VTR	O/O	NA	O_GREEN#
GP010	SMBDAT2 / GP010	VTR	IOD/O	8.2k pull-up to +3V_DUAL (dummy)	S_SMLINK1_DATA_R
GP011	SMBCLK2 / GP011	VTR	IOD/O	8.2k pull-up to +3V_DUAL (dummy)	S_SMLINK1_CLK_R
GP012	GP012	VTR	I/O	8.2k pull-up to +3V_DUAL	SPI_DI
GP013	GP013	VTR	I/O	NA	NC
GP014	(TMIN_SHIFT) GP014	VTR	I/O	8.2k pull-up to +3V	TMIN_SHIFT
GP015	PWRBTN# / GP015	VTR	I/O	1k pull-up to +3V_DUAL	O_PWRBTN#
GP016	PROCHOT_IN# / PROCHOT_OUT# / GP016	VTR	I/OD/IOD	510hm pull-up to +1P05V_VCCIO	H_PROCHOT#
GP017	TACH1 / GP017	VTR	I/O	1k pull-up to +3V	O_SEN_CPUFAN
GP020	TACH2 / GP020	VTR	I/O	1k pull-up to +3V	O_SEN_CHAFAN
GP021	TACH3 / GP021	VTR	I/O	NA	NC
GP022	PWM1 / GP022	VTR	OD/O	4.7k pull-up to +3V	O_CPUFAN_PWM
GP023	PWM2 / GP023	VTR	OD/O	4.7k pull-up to +3V	O_CHAFAN_PWM
GP024	PWM3 / GP024	VTR	OD/O	NA	NC
GP025	(FP_CBL_DET#) GP025	VTR	I/O	8.2k pull-up to +3V_S5	O_FP_CBL_DET#
GP026	PCI_RST_SYS# / GP026	VTR	O/O	NA	X_PLTRST_PCIE_SLOT#
GP027	PCI_RST_SLOTS# / GP027	VTR	O/O	NA	H_RESET#
GP030	PS_ON# / GP030	VTR	OD/O	4.7k pull-up to +5VSB	O_PSON#
GP031	(PC_SPKR_DET) GP031	VTR	I/O	8.2k pull-up to +3V_DUAL	O_AUD_PCSPKR_DET#
GP032	GP032	VTR	I/O	NA	NC
GP033	PWR_GOOD_3V / GP033	VTR	O/O	NA	PWRGD_3V
GP034	RSMRST# / GP034	VTR	O/O	10k pull-down to GND	O_RSMRST#
GP035	GP035	VTR	I/O	8.2k pull-up to +3V_DUAL	O_BC_CLK
GP036	GP036 / SMB_CLK1	VTR	IO/OD	8.2k pull-up to +3V_DUAL (dummy)	S_SMBCLK_PCL_R
GP040	GP040 / SMB_DAT1	VTR	IO/OD	8.2k pull-up to +3V_DUAL (dummy)	S_SMBDATA_PCL_R
GP041	GP041 / IO_PME#	VTR	IO/OD	10k pull-up to +3V_S5	O_IO_PME#
GP042	GP042 / DRV0EN0	VTR	IO/O	100k pull-up to +3V_DUAL	T_ESATA_DET#
GP043	DCD1# / GP043 / MCDAT	VTR	I/O/O	NA	O_DCD1#_R
GP044	DSR1# / GP044 / MCCLK	VTR	I/O/O	NA	O_DSR1#_R
GP045	RXD1 / GP045	VTR	I/O	NA	O_RXD1_R
GP046	RTS1# / GP046	VTR	O/O	NA	O_RTS1#_R
GP047	(5V_PSRNT) GP047 / TXD1	VTR	IO/O	NA	O_TXD1_R
GP050	CTS1# / GP050	VTR	I/O	NA	O_CTS1#_R
GP051	DTR1# [TEST_EN] / GP051	VTR	O/O	8.2k pull-up to +3V_DUAL (dummy) 30k pull-down to GND	O_DTR1#_R
GP052	R1# / GP052	VTR	I/O	NA	O_R1#_R
GP053	GP053 / DCD2#	VTR	IO/O	2.2k pull-up to +3V	O_DCD2#_R
GP054	GP054 / DSR2#	VTR	IO/O	2.2k pull-up to +3V	O_DSR2#_R
GP055	GP055 / RXD2	VTR	IO/O	2.2k pull-up to +3V	O_RXD2_R
GP056	(PWR2_PSRNT) GP056 / RTS2#	VTR	IO/O	30k pull-up to +3V	O_RTS2#_R
GP057	(MB_REG_PG) GP057 / TXD2	VTR	IO/O	30k pull-up to +3V	O_TXD2_R
GP060	GP060 / CTS2#	VTR	IO/O	2.2k pull-up to +3V	O_CTS2#_R
GP061	(MEM_REG_PG) GP061 / DTR2#	VTR	IO/O	30k pull-up to +3V	O_DTR2#_R
GP062	GP062 / RI2#	VTR	IO/O	2.2k pull-up to +3V	O_RI2#_R
GP063	GP063 / KBD_RST#	VTR	IO/OD	10k pull-up to +3V	O_KB_RST#
GP064	GP064 / A20M	VTR	IO/OD	10k pull-up to +3V	O_A20
GP065	SLP_S3# / GP065	VTR	I/O	NA	S_SLP_S3#
GP066	SLP_S4_S5# / GP066	VTR	I/O	NA	S_SLP_S4#
GP067	PWRGD_PS / GP067	VTR	I/O	1k pull-up to +5V	B_ATX_PWROK
GP070	SPEAKER [DIAG_EN#] / GP070	VTR	O/O	8.2k pull-up to +3V_DUAL (dummy) 8.25k pull-down to GND	O_SPEAKER
GP071	(SLP_M#) GP071 / IO_SMI#	VTR	IO/OD	NA	S_SLP_M#
GP072	PECI / LVSMB_CLK1 / GP072	VTR	PECI/OI/OD	1k pull-up to +1P05V_VCCIO (dummy)	H_PECI_R
GP073	PECI_READY / LVSMB_DAT1 / GP073	VTR	PECI/I/OD	1k pull-up to +1P05V_VCCIO	O_GP73_PU























**DELL** INC.


Title  
**DDR3 Conn: CHA\_DQ\_VREF**

DWG NO  
**Katsiki\_USFF**

Date: Monday, December 06, 2010 Sheet 16

1

CHANNEL B BANK 1  
SMB ADDRESS:010



Title



DDR3 Conn: CHB\_1 (DIMM2)


DWG NO

Katsiki\_USFF

Date: Monday, December 06, 2010






Sheet 17









# +3V\_CLK\_IO

Dummy CK505 circuit for Cost down  
 Add CK505 buffer thru mode circuit-20091225  
 20100324: Dummy CK505 buffer thru mode circuit



FREQ	BSEL0	BSEL1	BSEL2
100	1	0	1
133	1	0	0





**Clock GEN**

Katsiki\_USFF


Monday, December 06, 2010







OC 0 --> Port 0,1 -LAN/USB Conn  
OC 1 --> Port 2,3 -REAR Conn  
OC 2 --> Port 4 -REAR Conn  
OC 3 --> Port 6,7 -FRONT IO  
OC 4 --> NA  
OC 5 --> NA  
OC 6 --> NA  
OC 7 --> NA

20100106: Change to GPO\_WLOM












20100108: Dummy RS128,RS129: CRB 0.7

20100107: Correct pin T1 and M1 net name to S\_DDPB\_HPD\_PD and S\_DDPD\_HPD\_PD

20100208: Remove TPS40,TPS45 for layout



INC.

Title

**PCH-6: Display**

DWG NO


**Katsiki\_USFF**

Date: Monday, December 06, 2010 Sheet 26


Microchip

20100106: Remove RS96; CRB 0.7  
20100106: Swap C\_PCH\_PCIE0\_R and C\_PCIE\_SL1\_R; CRB 0.7  
20100106: Disconnect AT11 and left Test point; CRB 0.7


20100106: Change to 22ohm; PDG 0.8




20100107: Swap CLKOUTFLEX CLK out; PDG 0.8



20100108: Change Power Source



20100121: RC107 change tolerance to +/-1%



US1H

CLKOUT\_PCIE0  
CLKOUT\_PCIE1  
CLKOUT\_PCIE2  
CLKOUT\_PCIE3  
CLKOUT\_PCIE4

CLKOUTFLEX0 / GPIO64  
CLKOUTFLEX1 / GPIO65  
CLKOUTFLEX2 / GPIO66  
CLKOUTFLEX3 / GPIO67

XCLK\_RCOMP  
REFCLK14IN

XTAL25\_OUT  
XTAL25\_IN

8/12

BD82Q67

CLOCK

CLKIN\_GND0\_N  
CLKIN\_GND0\_P

CLKOUT\_ITPXPDP\_N  
CLKOUT\_ITPXPDP\_P

CLKOUT\_PCIE7N  
CLKOUT\_PCIE7P

CLKOUT\_DM1N  
CLKOUT\_DM1P

CLKIN\_GND1\_N  
CLKIN\_GND1\_P

CLKOUT\_DP\_N / CLKOUT\_BCLK1\_N  
CLKOUT\_DP\_P / CLKOUT\_BCLK1\_P

CLKOUT\_PCIE0N  
CLKOUT\_PCIE0P

CLKOUT\_PCIE1N  
CLKOUT\_PCIE1P

CLKOUT\_PCIE2N  
CLKOUT\_PCIE2P

CLKOUT\_PCIE3N  
CLKOUT\_PCIE3P

CLKOUT\_PCIE4N  
CLKOUT\_PCIE4P

CLKOUT\_PCIE5N  
CLKOUT\_PCIE5P

CLKOUT\_PCIE6N  
CLKOUT\_PCIE6P

CLKOUT\_PEG\_A\_N  
CLKOUT\_PEG\_A\_P

CLKOUT\_PEG\_B\_N  
CLKOUT\_PEG\_B\_P

W53 C\_PCH\_CSI#

V52 C\_PCH\_CSI

R52 N52

AE6 AF1

P31 C\_PE\_100M\_MCP#\_R

R31 C\_PE\_100M\_MCP\_R

R27 C\_DM12\_PCH#

P27 C\_DM12\_PCH

N56 S\_TP\_CK\_DP\_PCH\_DN

M55 S\_TP\_CK\_DP\_PCH\_DP

AE6 AC6

AA5 W5

AB12 AB14

AB9 S\_TP\_CK\_SRC3\_PCH\_DN

AB8 S\_TP\_CK\_SRC3\_PCH\_DP

Y9 S\_TP\_CK\_SRC4\_PCH\_DN

Y8 S\_TP\_CK\_SRC4\_PCH\_DP

AF8 AC2

AB3 AB2

AG8 C\_PCIE16#\_1

AG9 C\_PCIE16\_1

AE12 C\_PCIE4#\_1

AE11 C\_PCIE4\_1

20100208: Remove TP70,71 for layout

20100127: Add RS202,RS203  
20100226: Add net name C\_PE\_100M\_MCP#\_R and C\_PE\_100M\_MCP\_R

20100120: Swap pin AE6,AC6 from AE11,AE12  
20100208: Remove TP78,124 for layout


20100208: Remove TP79,80 for layout

20091216 SWAP C\_PCIE1#\_1 and C\_PCIE1\_1 two signals.




20100120: Swap pin AE11,AE12 from AE6,AC6

20091216 PCIECLKRQ1#/GPIO18 is mobile chip only, RC110, RC111 and signal net "S\_PCIECLKREQ#1" removed.

20100106: GPO\_WLOM move to GPIO14



Pull-down for integrated clock gen-11/25/09  
20100105: Dummy all pull-down resistors since use buffer thru mode  
20100106: Reserved RC123,RC124; CRB 0.7  
20100107: RC121,RC122 mount; PDG 0.8  
20100324: mount RC120, RC129, RC130, RC131, RC132, RC133, RC134




**DELL INC.**



Title: **PCH-8: Clock**

DWG NO: **Katsiki\_USFF**

Date: Monday, December 06, 2010 Sheet 27 of 27







**DELL INC.**

Title

DWG NO

Date: Monday, December 06, 2010


Sheet 30

PCH-11: GND


Katsiki\_USFF

Auto


## Clear Password




## CLR\_CMOS



## Chassis Intruder




## SERVICE\_MODE




20100127: Update SERVICE\_MODE circuit  
20100316: RS206 and RS161 change pull-up to +3V\_S5 ; Value change to 1k  
20100503: QS6 change to MMBT3906

## BEEP



## SKU ID


20100203: Dummy RS98 and RS96; TPM configuration update  
20100525: RS95, RS96, RS100, RS98 add SKU pop option



SKU1	SKU0	Type
0	0	TPM
0	1	TCM
1	0	NO TPM/NO TCM
1	1	Reserved

## Chassis ID

20100106: change to 1k since have internal pull-up 10k  
20100203: Dummy RS49,RS50,RS46 and Mount RS44,RS45,RS51; USFF configuration  
20100503: RS44, RS45 change to 10kOhm ; RS49, RS50 change to 1kOhm




check : need to update table  
20100324: Update Chassis ID Table

ID2	ID1	ID0	Type
1	0	1	SFF
1	0	0	Tambor
0	0	0	MT/DT
0	1	1	USFF

## BOARD ID

20100512: change net name from S\_GPI\_SKU3 to S\_GPI\_BRD\_REV2 ; dummy RS106 and mount RS111 ; update Board ID Table



20100106: change to 1k since have internal pull-up 10k

Rev2	Rev1	Rev0	Type
0	0	0	Default
0	0	1	Reserved
0	1	0	Reserved
0	1	1	Reserved
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Reserved




Title  
**PCH MISC Conn/BUZ**


DWG NO





**Katsiki\_USFF**

Date: Monday, December 06, 2010








Sheet 31







5544 PRE-POST DIAG PG GENERATION



INC.

Title

**SIO-SCH5544-2 (Misc)**

DWG NO


**Katsiki\_USFF**

Date

Monday, December 06, 2010

Sheet

33



**DELL INC.**


Title

DWG NO


**LAN: Intel Lewisvillies**




**Katsiki\_USFF**

Date: Monday, December 06, 2010 Sheet 34








NIC LAN CONN
USB Port-0
USB Port-1





20100226: RA6, RA7 footprint change to 1210 size




**DELL INC.**

**AUDIO ALC269Q**

**Katsiki\_USFF**


Date: Monday, December 06, 2010 Sheet 36

# Front Audio




Change to 22uF; follow Wembley-12/25/09  
20100326: CA21 and CA22 change to 22uF, +/-20%, X7R, 10V, G, SMD1206  
20100330: CA21 and CA22 change to 22uF, +/-10%, X5R, 10V, G, SMD1206  
20100512: CA21 and CA22 change to 22uF, +/-10%, X5R, 16V, G, SMD1206  
20100712: CA21 and CA22 change to 22uF, +/-10%, X5R, 16V, G, SMD1210, check with CE  
20100716: CA21 and CA22 22uF, +/-10%, X5R, 16V, G, SMD1210 Link from CIS

# Rear Audio Jack



# CHASSIS SPEAKER

Header 1x5 cut2  
Pin.1--> Left-  
Pin.2--> NC key  
Pin.3--> GND  
Pin.4--> SPK det#  
Pin.5--> Left+






DELL INC.

AUDIO Conn  
DWG NO  
Katsiki\_USFF  
Date: Monday, December 06, 2010 Sheet 37




## Mini PCIe


20100121: Add RX17  
20100127: Mount RX17  
20100128: Dummy RX17 and Mount RX8  
20100226: Add RX18 and Modify  
schematic as MT/DT  
20100518: RX8 change to 2.2k Ohm  
20100721: Dummy RX18 and Mount RX17



## +V\_1.5V\_PCIE

### Latch



**INC.**


**Mini PCIe**

DWG NO



**Katsiki\_USFF**

Date: Monday, December 06, 2010


Sheet 40




# VGA Connector



20100318: VGA Buffer option: mount RV37, RV39 for 74LVC1G125GW ; mount RV36, RV38 for 74AHCT1G08GW  
20100319: RV36, RV38 change 2.2k to 4.7k  
20100323: UV5, UV6 change to 74AHCT1G125GW  
20100323: UV5, UV6 change to 74AHCT1G125GW, footprint:sot353\_5h11 , check link  
20100510: UV5, UV6 linked from M disk  
20100721: RV37 and RV39 change to 100 from 0





INC.

Title


**VGA Conn**

DWG NO

**Katsiki\_USFF**

Date: Monday, December 06, 2010


Sheet 42




20100316: SATA\_1 supplier update to LOTES  
20100510: SATA\_0 change to ABA-SAT-056-W02 ,  
SATA\_1 change to ABA-SAT-056-W01  
20100514: SATA\_0, SATA\_1 reference  
name change to SATA0, SATA1  
20100709: SATA0 change to LE18077-Z50D-4F ;  
SATA1 change to LE18077-A50D-4F

Just SATA port 0/1 support Gen3 ; PDG0.7

For ODD and  
HDD





INC.

Title

SATA Conn

DWG NO



Katsiki\_USFF

Date: Monday, December 06, 2010


Sheet 43

1





## eSATA




<b>DELL INC.</b>	
Title	<b>eSATA Conn</b>
DWG NO	<b>Katsiki_USFF</b>
Date: Monday, December 06, 2010	Sheet 44 of 44



Rear USB CONNECTOR





INC.

Title

**Rear USB**

DWG NO

**Katsiki\_USFF**

Date: Monday, December 06, 2010


Sheet 45




# TPM, TCM


(Default) ST Micro	POP S	CF4
ZTE	POP Z	CF2,CF4,CF7,RF10,RF19,RF20,RF21
Jetway	POP J	CF2,CF8,RF10,RF16,RF21

(TCM is just reserved because MRD has removed TCM requirement)



20100510: UF1 TPM IC change to ST33ZP24  
20100519: UF1 TPM IC change to SB19NP18ER28PVMK  
20101001: UF1 usage TCM\_SSX44-B-D-T





**INC.**

**TPM & TCM**

DWG NO **Katsiki\_USFF**


Date: Monday, December 06, 2010 Sheet 46



20100210: Swap CO24 and CO14 layout location  
Swap CO23 and CO17 layout location

20100309: Dummy CO17,CO14

20100311: THRM2 reference name rename to THRM\_1 , THRM3  
reference name rename to THRM\_2 , follow Dell PIG1.2

**INC.**

Title

**Thermal Sensor**

DWG NO

**Katsiki\_USFF**


Date

Monday, December 06, 2010


Sheet

47


172



CPU Fan




SYS Fan



PSU Fan

20100111: Remove PSU PWM control





INC.

Title

FAN

DWG NO

Katsiki\_USFF

Date







Monday, December 06, 2010

Sheet

48


1

# Serial Port 1



DELL INC.	
Title	COM1
DWG NO	Katsiki_USFF
Date:	Monday, December 06, 2010
Sheet	50

# SPI



**Dummy for cost down-11/23/09**

20100329: SPI\_ROM1 Package Type change to DIP from SMD, when usage SPI\_1 socket

20100512: SPI\_ROM1 change to NUMONYX\_M25PX16-VMW6TG and mount

20100512: SPI\_ROM1 rename to SPI1




20100930: SPI1 change to MXIC\_MX25L1606EM2I-12G

20101117: BOM need SPI1 change to SMD from DIP, update for A00




**CLOSE TO SPI**

If socket not use, need change to SMD Type



For debugging




20091225: Change net name for Dual SPI

20100309: SPI2 Package Type change to DIP from SMD, when usage SPI\_2 socket


20100930: SPI2 change to MXIC\_MX25L6445EMI-10G

20101117: BOM need SPI2 change to SMD from DIP, update for A00

20101206: SPI2 change to MX25L6406EMI-12G



20091225: Change net name for Dual SPI




**SPI**

DWG NO


**Katsiki\_USFF**

Date: Monday, December 06, 2010 Sheet 51


# Eletro-X



# Eletro-X



20091221: RS184 change to 20k ; Stuff-up RS177  
RS178, RS185 follow JTAG Enable option.  
20100503: RS177, RS179, RS181 pull-up change  
to +3V\_S5, follow CRB1.0




## XDP

DWG NO	
--------	--


***Katsiki USFF***

Date: Monday, December 06, 2010


Sheet 52




## Power Bottom







## Reset Bottom



## LPC DEBUG



<b>DELL INC.</b>	
Title <b>Pilot Run Conn</b>	
DWG NO <b>Katsiki_USFF</b>	
Date: Monday, December 06, 2010	Sheet 53




The diagram illustrates the electrical connections for the FRONT PANEL Header. The header is a 2x7 pin connector. The connections are as follows:

- Pin 1:** Connected to +5VSB through resistor RO65 (0Ω).
- Pin 2:** Connected to ground.
- Pin 3:** Connected to (24, 32, 52, 53) O\_PWRBTN#IN through resistor RO67 (100Ω, ±5%).
- Pin 4:** Connected to (32) O\_GREEN#.
- Pin 5:** Connected to (32) O\_DIAG\_LED3#.
- Pin 6:** Connected to (32) O\_DIAG\_LED1#.
- Pin 7:** Connected to (35) L\_FP\_LAN\_LED\_GRN#.
- Pin 8:** Connected to O\_FIO\_SATA\_LED#.
- Pin 9:** Connected to O\_FIO\_SATA\_LED#.
- Pin 10:** Connected to O\_FIO\_SATA\_LED#.
- Pin 11:** Connected to O\_FIO\_SATA\_LED#.
- Pin 12:** Connected to O\_FIO\_SATA\_LED#.
- Pin 13:** Connected to O\_FIO\_SATA\_LED#.
- Pin 14:** Connected to O\_FIO\_SATA\_LED#.
- Pin 15:** Connected to O\_FIO\_SATA\_LED#.
- Pin 16:** Connected to O\_FIO\_SATA\_LED#.
- Pin 17:** Connected to O\_FIO\_SATA\_LED#.
- Pin 18:** Connected to O\_FIO\_SATA\_LED#.
- Pin 19:** Connected to O\_FIO\_SATA\_LED#.
- Pin 20:** Connected to O\_FIO\_SATA\_LED#.
- Pin 21:** Connected to O\_FIO\_SATA\_LED#.
- Pin 22:** Connected to O\_FIO\_SATA\_LED#.
- Pin 23:** Connected to O\_FIO\_SATA\_LED#.
- Pin 24:** Connected to O\_FIO\_SATA\_LED#.
- Pin 25:** Connected to O\_FIO\_SATA\_LED#.
- Pin 26:** Connected to O\_FIO\_SATA\_LED#.
- Pin 27:** Connected to O\_FIO\_SATA\_LED#.
- Pin 28:** Connected to O\_FIO\_SATA\_LED#.
- Pin 29:** Connected to O\_FIO\_SATA\_LED#.
- Pin 30:** Connected to O\_FIO\_SATA\_LED#.
- Pin 31:** Connected to O\_FIO\_SATA\_LED#.
- Pin 32:** Connected to O\_FIO\_SATA\_LED#.
- Pin 33:** Connected to O\_FIO\_SATA\_LED#.
- Pin 34:** Connected to O\_FIO\_SATA\_LED#.
- Pin 35:** Connected to O\_FIO\_SATA\_LED#.
- Pin 36:** Connected to O\_FIO\_SATA\_LED#.
- Pin 37:** Connected to O\_FIO\_SATA\_LED#.
- Pin 38:** Connected to O\_FIO\_SATA\_LED#.
- Pin 39:** Connected to O\_FIO\_SATA\_LED#.
- Pin 40:** Connected to O\_FIO\_SATA\_LED#.
- Pin 41:** Connected to O\_FIO\_SATA\_LED#.
- Pin 42:** Connected to O\_FIO\_SATA\_LED#.
- Pin 43:** Connected to O\_FIO\_SATA\_LED#.
- Pin 44:** Connected to O\_FIO\_SATA\_LED#.
- Pin 45:** Connected to O\_FIO\_SATA\_LED#.
- Pin 46:** Connected to O\_FIO\_SATA\_LED#.
- Pin 47:** Connected to O\_FIO\_SATA\_LED#.
- Pin 48:** Connected to O\_FIO\_SATA\_LED#.
- Pin 49:** Connected to O\_FIO\_SATA\_LED#.
- Pin 50:** Connected to O\_FIO\_SATA\_LED#.
- Pin 51:** Connected to O\_FIO\_SATA\_LED#.
- Pin 52:** Connected to O\_FIO\_SATA\_LED#.
- Pin 53:** Connected to O\_FIO\_SATA\_LED#.
- Pin 54:** Connected to O\_FIO\_SATA\_LED#.
- Pin 55:** Connected to O\_FIO\_SATA\_LED#.
- Pin 56:** Connected to O\_FIO\_SATA\_LED#.
- Pin 57:** Connected to O\_FIO\_SATA\_LED#.
- Pin 58:** Connected to O\_FIO\_SATA\_LED#.
- Pin 59:** Connected to O\_FIO\_SATA\_LED#.
- Pin 60:** Connected to O\_FIO\_SATA\_LED#.
- Pin 61:** Connected to O\_FIO\_SATA\_LED#.
- Pin 62:** Connected to O\_FIO\_SATA\_LED#.
- Pin 63:** Connected to O\_FIO\_SATA\_LED#.
- Pin 64:** Connected to O\_FIO\_SATA\_LED#.
- Pin 65:** Connected to O\_FIO\_SATA\_LED#.
- Pin 66:** Connected to O\_FIO\_SATA\_LED#.
- Pin 67:** Connected to O\_FIO\_SATA\_LED#.
- Pin 68:** Connected to O\_FIO\_SATA\_LED#.
- Pin 69:** Connected to O\_FIO\_SATA\_LED#.
- Pin 70:** Connected to O\_FIO\_SATA\_LED#.
- Pin 71:** Connected to O\_FIO\_SATA\_LED#.
- Pin 72:** Connected to O\_FIO\_SATA\_LED#.
- Pin 73:** Connected to O\_FIO\_SATA\_LED#.
- Pin 74:** Connected to O\_FIO\_SATA\_LED#.
- Pin 75:** Connected to O\_FIO\_SATA\_LED#.
- Pin 76:** Connected to O\_FIO\_SATA\_LED#.
- Pin 77:** Connected to O\_FIO\_SATA\_LED#.
- Pin 78:** Connected to O\_FIO\_SATA\_LED#.
- Pin 79:** Connected to O\_FIO\_SATA\_LED#.
- Pin 80:** Connected to O\_FIO\_SATA\_LED#.
- Pin 81:** Connected to O\_FIO\_SATA\_LED#.
- Pin 82:** Connected to O\_FIO\_SATA\_LED#.
- Pin 83:** Connected to O\_FIO\_SATA\_LED#.
- Pin 84:** Connected to O\_FIO\_SATA\_LED#.
- Pin 85:** Connected to O\_FIO\_SATA\_LED#.
- Pin 86:** Connected to O\_FIO\_SATA\_LED#.
- Pin 87:** Connected to O\_FIO\_SATA\_LED#.
- Pin 88:** Connected to O\_FIO\_SATA\_LED#.
- Pin 89:** Connected to O\_FIO\_SATA\_LED#.
- Pin 90:** Connected to O\_FIO\_SATA\_LED#.
- Pin 91:** Connected to O\_FIO\_SATA\_LED#.
- Pin 92:** Connected to O\_FIO\_SATA\_LED#.
- Pin 93:** Connected to O\_FIO\_SATA\_LED#.
- Pin 94:** Connected to O\_FIO\_SATA\_LED#.
- Pin 95:** Connected to O\_FIO\_SATA\_LED#.
- Pin 96:** Connected to O\_FIO\_SATA\_LED#.
- Pin 97:** Connected to O\_FIO\_SATA\_LED#.
- Pin 98:** Connected to O\_FIO\_SATA\_LED#.
- Pin 99:** Connected to O\_FIO\_SATA\_LED#.
- Pin 100:** Connected to O\_FIO\_SATA\_LED#.


[illegible]

# ATX POWER CONNECTOR





20100503: RP3 change to 1kOhm


(32.67) B\_ATX\_PWROK <<



20100316: add RP5 , AUX\_PWR  
20100909: Dummy AUX\_PWR Yellow LED  
20100921: Dummy RP5  
20101011: Stuffed RP5 and AUX\_PWR at X-ver, waiting for A-ver just Dummy.  
20101011: Dummy RP5 and AUX\_PWR for A-ver



Reserve for EMI




Dummy Dummy

**Power Conn**


DWG NO: **Katsiki\_USFF**

Date: Monday, December 06, 2010 Sheet 63 of 63


## For Deep Sleep



## RESUME RESET Logic




## VR\_READY DEFENSIVE








Title  
**Power Sequence**

DWG NO  
**Katsiki\_USFF**

Date: Monday, December 06, 2010 Sheet 64 of 72







# Sugar Bay VR12 POWER - 3+1 PHASE

VCC\_CORE


VCC\_AXG

PWM ADDRESS

RESISTOR VALUE	SVID ADDRESS FOR VCORE RAIL	SVID ADDRESS FOR V_GT RAIL
10K	0000	0001
25K	0010	0011
45K	0100	0101
70K	0110	0111
95K	1000	1001
125K	1010	1011
165K	1100	1101

BOOT VOLTAGE

RESISTOR VALUE	BOOT VOLTAGE
10K	0V
25K	0.85V
45K	0.9V
70K	0.95V
95K	1V
125K	1.1V
165K	1.5V



**DELL INC.**

Title: **Power-4: Vcore**


DWG NO: **Katsiki\_USFF**

Date: Monday, December 06, 2010


Rev: **A00**

Sheet: **68**





## +V\_1.5\_SM Power (DDRIII)



## +V\_SM\_VTT Power (DDR VTT)

